| 1.5.3 | |||||||||||||
| Computational Mesh | |||||||||||||
| home page | |||||||||||||
|
The first pass at the Computational Mesh (Comesh pull-up) was my attempt to make the Occlusion Array into a viable hardware architecture. Robert Murphy took that naive model and converted it into an exciting pragmatic physical hardware design. Simulated in SPICE, Comesh exhibits:
|
|||||||||||||
| boundary math | |||||||||||||
| architectures | |||||||||||||
|
|
|||||||||||||
| distinction nets | |||||||||||||
| occlusion array | |||||||||||||
| ∆ comesh | |||||||||||||
|
|
|||||||||||||
| links | |||||||||||||
| site structure | |||||||||||||
|
The Comesh architecture is based on and designed for boundary logic forms, and thus is particularly easy to layout and route. We expect it to deliver a reliable 300 MHz timing (for .18 micron technology), independent of the logic layout.
Place and Route
|
|||||||||||||